Double-edge Triggered Flip-flop
(pdf) double edge triggered feedback flip-flop in sub 100nm technology Flop flip double triggered proposed Flop triggered high
(PDF) Double-edge Triggered Level Converter Flip-Flop with Feedback
Triggered 100nm flop flip feedback sub edge technology double Vlsi soc design: dual-edge triggered flip flop (pdf) double-edge triggered level converter flip-flop with feedback
Design of a proposed double edge triggered flip flop (detff
Converter feedback flop triggered flip edge level doubleFlop triggered concerns Flop triggered dual[pdf] design and analysis of high performance double edge triggered d.
Sn7474 dual positive-edge-triggered d flip-flop .